REMARKS

The claims are claims 1 to 4 and 11 to 14.

The application has been further amended at many locations to correct minor errors and to present uniform language throughout. The amendments include correction of those errors noted by the Examiner.

Claims 1 to 4 and 11 to 14 were rejected under 35 U.S.C. 103(a) as made obvious by the combination of Frankel et al. U.S. Patent 4,463,443 and Kaneko U.S. Patent 5,561,672.

Claims 1 and 4 recite subject matter not made obvious by the combination of Frankel et al and Kaneko. Claim 1 recites a copy/access controller "operable to prompt said second component to access said second buffer when said data is copied from said first buffer." Claim 11 similarly recites "prompting said second component to access said data in said second buffer when said copying step is completed." These limitations are not made obvious by the combination of Frankel et al and Kaneko. First, Kaneko includes no teaching regarding the timing and control of data movement between first buffer 21 and second buffer 29. The FINAL REJECTION cites Kaneko column 2, lines 38 to 53 as making obvious this limitation. Kaneko states at column 2, lines 38 to 53:

> "buffer checking/controlling means (300) for checking whether a storage condition of the second buffer memory means (29) corresponds to an empty state, thereby setting an empty flag when the storage condition becomes empty. The buffer checking/controlling means is also used for controlling transfer operations for the series of data from the first buffer memory means (21) to the second buffer memory means (29) and from the second buffer memory means (29) to the second storage means (1) of the computer (100) in such a manner that if, after the series of data read out from the first storage unit (5) has been transferred via the first and second buffer memory means (21:29) to the second

> storage unit (1), the empty flag is not yet set, an abnormal data transfer signal is issued. This prevents destructive read out of the data from the first storage unit (5)."

This portion of Kaneko teaches that the data stored in second buffer 29 is controlled to be transferred to the second storage unit 1. This portion of Kaneko fails to teach the event which triggers the second storage unit to access data stored in the second buffer 29. Kaneko teaches empty and full flags for second buffer 29. The transfer from second buffer 29 to second storage unit 1 could be triggered by the full flag of second buffer 29 indicating buffer full. This is a different event than recited is claims 1 and 11. The transfer from second buffer 29 to second storage unit 1 could be triggered by the empty flag of second buffer 29 indicating not empty. This is a different event than recited is claims 1 and 11. Even if copying data from the first buffer to the second buffer eventually causes the later events (full flag indicating full or empty flag indicating not empty), this does not make obvious the prompt on copy to the second buffer recited in claim 1 and 11. The copying from the first buffer to the second buffer recited in claims 1 and 11 occurs at an earlier time than either the full flag indicating full or the empty flag indicating not empty. Thus these events are the same event as recited in claims 1 and 11. The FINAL REJECTION fails to point out where Kaneko teaches the event triggering data transfer from the second buffer 29 to the second storage unit 1. The Applicant cannot find any such teachings. Thus Kaneko fails to make obvious this recitation of claims 1 and 11. The FINAL REJECTION does not point out any portion of Frankel et al as making obvious this limitation. Accordingly, claims 1 and 11 are allowable over the combination of Frankel et al and Kaneko.

Claims 2 to 4 and 12 to 14 are allowable by dependence upon respective allowable base claims 1 and 11.

The Applicants respectfully request entry and consideration of this amendment. Entry of this amendment is proper at this time because the amendment serves only to clarify subject matter previously recited. Thus no new search or reconsideration is required.

The Applicants respectfully submit that all the present claims are allowable for the reasons set forth above. Therefore early entry of this amendment, reconsideration and advance to issue are respectfully requested.

If the Examiner has any questions or other correspondence regarding this application, Applicants request that the Examiner contact Applicants' attorney at the below listed telephone number and address to facilitate prosecution.

Texas Instruments Incorporated
P.O. Box 655474 M/S 3999
Dallas, Texas 75265
(972) 917-5290
Fax: (972) 917-4418

Respectfully submitted,



Robert D. Marshall, Jr.
Reg. No. 28,527